EE 465 Lab Report

*Lab 5 – Synthesis Constraint*

# Introduction

This lab consisted of synthesis of the Verilog code we wrote in lab 1 and synthesized in lab 4. Unlike lab 4, we modified various constraints for the synthesis and observed changes in the resulting performance of the synthesized circuit.

Synthesis procedures are truly depends on how the architecture or system engineers set their constraints since they design and know when and what signals should go where. By setting constraints, students can emulate the real working environment for the design of this experiment. In this lab, students are to only cover the most important and common used constraints in the semiconductor industries.

Due to the expensive cost of design and manufacture the chip, in this lab students are to make sure the chip will not fail in a real world situation after it is manufactured. Also, students are to discover how the constraint can affect the synthesis result, area, power consumption or generation and the timing delay of the chip.

Objectives

* Setting up synthesis constraints
* Circuit timing, area, and power reports

In this lab there are multiple steps students will need to follow in order to achieve the above objectives. Below is just a quick overview of the lab tasks. Please follow the lab manual to get all the information needed.


NOTE: All the commands for this lab are purposely to run the files name ALT\_MULTADD, if the lab 1 verilog file name is different please change it to ALT\_MULTADD or change all command with “ALT\_MULTADD” to the module name.

It is a lot easier to change the Verilog file rather than changing every command.


The Verilog module should be name AL\_MULTADD and should be saved as “ALT\_MULTADD.v”

1. Exploring the effects of various constraints
   1. Delete the line "read\_sdc ./scripts/design.sdc" and everything below it in the run\_synth.tcl file.
   2. Launch RTL compiler and run the script
   3. Run the following commands in the terminal to set time and load unit

WARNING: there are no “spaces” after the colons in the first two lines of the commands.



* 1. Use the following commands to begin synthesis and to generate various reports



* 1. The last few lines of commands are used to store results



* + 1. Study the timing report in the “run\_dir” directory. Please find the “How\_to\_read\_time\_report.pdf” in the class website for guidance.
    2. Change one timing constraint value from Step c above, and re-run the synthesis and timing report.

NOTE: try to alter the constraint by at least a factor of 10, for easier notice in report adjustments.

* + 1. Compare and contrast the new report to the original.
    2. Explain the behavior of each constraint.

The document RTL\_Compiler\_Constraints\_and\_STA.pdf may help with the previous step.

1. Controlling area/power tradeoff.

results & Discussion

The following graphs show the comparisons of the effects of different constraint changes on different results of the synthesis. We selected a few variables to enter in to an excel spreadsheet and graphed each one against the changed constraints.

Table - Simulation #1 and 2 results.



Table - Simulation #3 & 4 results.



Table - Simulation # 5 & 6 results.



Table - Simulation #7 results.



From the above results; the following graphs are presented to create an easier illustration to see which constraints are better for the area, power and timing reports.




Figure - Area report; when the slew constraint was decreased, the area slightly decreases.

The second graph is the power. The power results are relatively consistent. The big changes are when the slew is decreased in run 2: the power decreases and in run 7 where all constraints are decreased: the power increases.




Figure - Power report; best result was the original where there is no changed constraints and normal power optimization.




Figure - Timing report.

Conclusion

The lab went fairly well for the group, the only concerns were the commands as mentioned before working on this lab (NOTE), the groups were using quite a bit of time trying to determine the problem since the lab manual instructed to save the file as “ALT\_MULTADD” but not saying much about the naming of the module. Otherwise, the minor issues is how much to change on the timing constraints. At first, all changes were half of the original values, but not much were changed in the reports. Thus a change in a factor of ten, the alteration were well spotted.